In an ideal voltage source the output voltage is constant and current drawn from the source decreases from rated value to zero as the output load varies from full-load to no-load. The topology of such an inverter is shown in Fig. 11 and has been analyzed in [9]. The fundamental circuit and its Thevenin's equivalent are shown in Fig. 12. The following relations are obtained from Fig. 12.
RkJQdWJsaXNoZXIy MTU5NjU0Mg==